CS 105

"Tour of the Black Holes of Computing"

Machine-Dependent Optimization

Machine-Dependent Optimization



Need to understand the architecture Not portable

Not often needed

...but critically important when it is


Also helps in understanding modern machines

-2-

Modern CPU Design



CS 105



Superscalar Processor



Definition: A superscalar processor can issue and execute *multiple* instructions in one cycle. The instructions are retrieved from a sequential instruction stream and are usually scheduled dynamically.

Benefit: without programming effort, superscalar processor can take advantage of the *instruction-level parallelism* that most programs have

Most modern CPUs are superscalar.

Intel: since Pentium (1993)

4 – CS 105










-5- CS 105

Pipelined Functional Units







					Time			
	1	(2	3	4	5	6	7
Stage 1	a*b		a*c			p1*p2		
Stage 2			a*b	a*c			p1*p2	
Stage 3				a*b ′	a*c			p1*p2

- Divide computation into stages (e.g., one per partial product in multiplication)
- Pass partial computations from stage to stage
- Stage i can start new computation once values passed to i+1
- Here, we complete 3 multiplications in 7 cycles, even though each requires 3 cycles

- 6 - CS 105

Haswell CPU



CS 105

■ 11 functional units in total

Multiple instructions can execute in parallel

- 2 load, with address computation
- 1 store, with address computation
- 4 integer
- 2 FP multiply
- 1 FP add
- 1 FP divide

Some instructions take > 1 cycle, but can be pipelined

Instruction	Latency	Cycles/Issue
Load / Store	4	1
Integer Multiply	3	1
Integer/Long Divide	3-30	3-30
Single/Double FP Multiply	5	1
Single/Double FP Add	3	1
Single/Double FP Divide	3-15	3-15

x86-64 Compilation of Combine4



Inner Loop (Case: Integer Multiply)


.L519:		# Loop:
imull	(%rax, %rdx, 4), %ecx	# t = t * d[i]
addq	\$1, %rdx	# i++
cmpq	%rdx, %rbp	# Compare length:i
jg	.L519	# If >, goto Loop

Method	Integer		Doub	le FP
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Latency Bound	1.00	3.00	3.00	5.00

8 – CS 105

Combine4 = Serial Computation (OP = *)





-9- CS 105

Loop Unrolling (2x1)



```
void unrol12_combine(vec_ptr v, data_t *dest)
{
    long length = vec_length(v);
    long limit = length-1;
    data_t *d = get_vec_start(v);
    data_t x = IDENT;
    long i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
            x = (x OP d[i]) OP d[i+1];
    }
    /* Finish any remaining elements */
    for (; i < length; i++) {
            x = x OP d[i];
    }
    *dest = x;
}</pre>
```

Perform 2x more useful work per iteration


-10-

Effect of Loop Unrolling



CS 105

Method	Inte	ger	Double FP		
Operation	Add	Mult	Add	Mult	
Combine4	1.27	3.01	3.01	5.01	
Unroll 2x1	1.01	3.01	3.01	5.01	
Latency Bound	1.00	3.00	3.00	5.00	



Helps integer add by reducing number of overhead instructions

■ (Almost) achieves latency bound

Others don't improve. Why?

- 11 -

■ Still sequential dependency

Loop Unrolling with Reassociation (2x1a)



```
void unroll2a_combine(vec_ptr v, data_t *dest)
{
   long length = vec_length(v);
   long limit = length-1;
   data_t *d = get_vec_start(v);
   data_t x = IDENT;
   long i;
   /* Combine 2 elements at a time */
   for (i = 0; i < limit; i+=2) {
        x = x OP (d[i] OP d[i+1]);
   }
   /* Finish any remaining elements */
   for (; i < length; i++) {
        x = x OP d[i];
   }
   **dest = x;
}</pre>
```

Can this change result of computation?

Yes, for multiply and for floating point. Why?

Effect of Reassociation



Method	Inte	ger	Double FP		
Operation	Add	Mult	Add	Mult	
Combine4	1.27	3.01	3.01	5.01	
Unroll 2x1	1.01	3.01	3.01	5.01	
Unroll 2x1a	1.01	1.51	1.51	2.51	
Latency Bound	1.00	3.00	3.00	5.00	
Throughput Bound	0.50	1.00	1.00	0.50	

Nearly 2x speedup for Int *, FP +, FP *

■ Reason: Breaks sequential dependency

x = x OP (d[i] OP d[i+1]);

■ Why is that? (next slide)

- 13 -

2 functional units for FP * 2 functional units for load

4 functional units for int + 2 functional units for load

CS 105


Reassociated Computation



What changed:

x = x OP (d[i] OP d[i+1]);

 Operations in the next iteration can be started early (no dependency)




- 14 -

Overall Performance

- N elements, D cycles latency/op
- (N/2+1)*D cycles: CPE = D/2

Loop Unrolling with Separate Accumulators (2x2)





Different form of reassociation

CS 105

Effect of Separate Accumulators



CS 105

Method	Inte	eger	Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Unroll 2x1	1.01	3.01	3.01	5.01
Unroll 2x1a	1.01	1.51	1.51	2.51
Unroll 2x2	0.81	1.51	1.51	2.51
Latency Bound	1.00	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50

Int + makes use of two load units


x0 = x0 OP d[i]; x1 = x1 OP d[i+1];

2x speedup (over unroll2) for Int *, FP +, FP *

-16- CS 105

Separate Accumulators





■ What changed:

■ Two independent "streams" of operations

■ Overall Performance

- N elements, D cycles latency/operation
- Should be (N/2+1)*D cycles: CPE = D/2
- CPE matches prediction!

What Now?

CS 105 - 17 -

Unrolling & Accumulating



Idea

- Can unroll to any degree L
- Can accumulate K results in parallel
- L must be multiple of K

Limitations

- Diminishing returns
 - . Cannot go beyond throughput limitations of execution units
- May run out of registers for accumulators
- Large overhead for short lengths
 - · Finish off iterations sequentially

CS 105 - 18 -

Unrolling & Accumulating: Double *



Case

■ Intel Haswell

Accumulato

- Double FP Multiplication
- Latency bound: 5.00. Throughput bound: 0.50

or L
8 10 12
01 5.01 5.01
2.51
1.26
0.88
0.63
0.51
0.52

- 19 -CS 105

Unrolling & Accumulating: Int +



Case

- 20 -

- Intel Haswell
- Integer addition

Number of

Accumulators

■ Latency bound: 1.00. Throughput bound: 1.00

8 0.54 10 0.54									
1 1.27 1.01 1.01 1.01 1.01 1.01 1.01 2 0.81 0.69 0.54 3 0.74 4 0.69 1.24 0.56 0.56 0.54 10 0.54	FP*		Unrolling Factor L						
2 0.81 0.69 0.54 3 0.74 4 0.69 1.24 6 0.56 0.54 10 0.54	K	1	2	3	4	6	8	10	12
3 0.74 4 0.69 1.24 6 0.56 0.56 8 0.54	1	1.27	1.01	1.01	1.01	1.01	1.01	1.01	
4 0.69 1.24 6 0.56 0.56 8 0.54	2		0.81		0.69		0.54		
6 0.56 0.51 8 0.54	3			0.74					
8 0.54 10 0.54	4				0.69		1.24		
10 0.54	6					0.56			0.56
	8						0.54		
12 0.5	10							0.54	
	12								0.56

Achievable Performance



Method	Integer		Double FP		
Operation	Add	Mult	Add	Mult	
Best	0.54	1.01	1.01	0.52	
Latency Bound	1.00	3.00	3.00	5.00	
Throughput Bound	0.50	1.00	1.00	0.50	

Limited only by throughput of functional units

Up to 42X improvement over original, unoptimized code


-21-

Modern CPU Design

- 23 -



CS 105



What About Branches?



Challenge

■Instruction Control Unit must work well ahead of Execution Unit to generate enough operations to keep EU busy




■ When encounters conditional branch, cannot reliably determine where to continue fetching!

-22 - CS 105

Branch Outcomes



- When encounter conditional branch, cannot determine where to continue fetching
- Branch Taken: Transfer control to branch target
- Branch Not-Taken: Continue with next instruction in sequence
- Cannot resolve for sure until outcome determined by branch/integer unit



-24 - CS 105


Branch Prediction



Idea


- 27 -

- Guess which way branch will go
- Begin executing instructions at predicted position
 - But don't actually modify register or memory data



-25- CS 105


Branch Prediction Through Loop



Branch Misprediction Invalidation



CS 105



Branch Misprediction Recovery



CS 105

401029:	vmulsd	(%rdx),%xmm0,%x	xmm0		
40102d:	add	\$0x8,%rdx	i = 99		
401031:	cmp	%rax,%rdx	1 - 33		Definitely not taken
401034:	jne	401029			
401036:	jmp	401040	4	٦ .	Reload
					Pipeline
401040:	vmovsd	%xmm0, (%r12)		J	···pe·····e


Performance Cost

- 26 -

- Multiple clock cycles on modern processor
- Can be major performance limiter
- Current CPUs (2019+) speculate 150 or more instructions ahead!
- One of the motivations for introducing conditional move (cmov) instructions

-28 - CS 105

Visualizing Operations





Operations


- Vertical position denotes time at which executed
 - Cannot begin operation until operands available
- Height denotes latency

Operands

Arcs shown only for operands that are passed within execution unit

CS 105

3 Iterations of Combining Product



Unlimited-Resource Analysis


- Assume operation can start as soon as operands available
- Operations for multiple iterations overlap in time

Performance

- Limiting factor becomes latency of integer multiplier
- Gives CPE of 4.0

CS 105

4 Iterations of Combining Sum



Unlimited-Resource Analysis


Performance

- 29 -

- Can begin a new iteration on each clock cycle
- Should give CPE of 1.0
- Would require executing 4 integer operations in parallel

CS 105


Combining Sum: Resource Constraints




- Suppose only have two integer functional units
- Some operations delayed even though operands
- Set priority based on program order

Performance

■ Sustains CPE of 2.0





Getting High Performance



CS 105

CS 105

Use a good compiler and appropriate flags

Don't do anything stupid

- 33 -

- Watch out for hidden algorithmic inefficiencies (big-O still matters!)
- Write compiler-friendly code
 - Watch out for optimization blockers: procedure calls & memory references
- Look carefully at innermost loops (where most work is done)

Tune code for machine

- 35 -

- Exploit instruction-level parallelism
- Avoid unpredictable branches
- Make code cache-friendly

But DON'T OPTIMIZE UNTIL IT'S DEBUGGED!!!

Meltdown and Spectre: Background



Consider a few things

- Access to cached things is *much* faster than to non-cached ones
- Programs have access to detailed timing information
 - Intel offers free-running cycle counter to all programs
 - Thus, can tell whether something was cached
- OS has access to everything
 - . Carefully checks whether you have access before giving stuff to you
- CPU speculates many instructions ahead
 - Must guess about branch directions
- User programs can either flush cache (clflush instruction) or clobber with loop

-36 - CS 105

Meltdown and Spectre



Trick OS into doing these steps:

- Check whether you have access to arbitrary location x (you don't)
- Mispredict that branch
- Read location x and use its contents as follows:
 - Extract bit b
 - Multiply (shift left) bit b by, e.g., 1024
 - Access array y[b*1024] that you do have access to
- Hardware will eventually discover mispredicted branch and cancel all those instructions
 - ...but cache now contains y[b*1024]

Scan cache to see whether y[0] or y[1024] is fast (i.e., in cache)

- You now know bit b of location x
- Lather, rinse, repeat until you know all bits of x
- Lather, rinse, repeat for all locations you want to read

CS 105

So What?



Can read arbitrary memory at about 2K bits/second

- No biggie on your laptop
- Huge issue in the cloud
 - Physical machines often shared
 - Supposedly isolated by virtual-machine technology
- Grab people's encryption keys, passwords, all sorts of stuff
- Next stop: Putin

What to do?

- Disabling speculation kills performance
- Only certain branches are vulnerable
 - Can do special things for those branches
 - But hard to find (millions of lines in kernel)
- Compiler can try to identify risky branches
 - But will be conservative → OS will slow down