# CS 105 Tour of the Black Holes of Computing

# **Cache Memories**

## **Topics**

- Generic cache-memory organization
- Direct-mapped caches
- Set-associative caches
- Impact of caches on performance

# Locality



Principle of Locality: Programs tend to use data and instructions with addresses equal or near to those they have used recently

## **Temporal locality:**

 Recently referenced items are likely to be referenced again in the near future



## **Spatial locality:**


Items with nearby addresses tend to be referenced close together in time



-2-

# **Locality Example**





## Data references

 Reference array elements in succession (stride-1 reference pattern).

**Spatial locality** 

iteration. Temporal locality

■ Reference variable sum each iteration.

## Instruction references

■ Reference instructions in sequence.

Spatial locality

Cycle through loop repeatedly.

Temporal locality

# **Qualitative Estimates of Locality**



Claim: Being able to look at code and get a qualitative sense of its locality is a key skill for a professional programmer.

Question: Does this function have good locality with respect to array a?

```
int sum_array_rows(int a[M][N])
{
    int i, j, sum = 0;
    for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];
    return sum;
}</pre>
```

- CS105 -4- CS105

# **Locality Example**



Question: Does this function have good locality with respect to array a?

```
int sum_array_cols(int a[M][N])
{
    int i, j, sum = 0;
    for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];
    return sum;
}</pre>
```

-5- CS105

# **Cache Memories**



Cache memories are small, fast SRAM-based memories managed automatically in hardware


■ Hold frequently accessed blocks of main memory

CPU looks first for data in cache, then in main memory

Typical system structure:

- 10 -

- 13 -




CS105

# **General Cache Concepts: Hit**

- 12 -




CS105



# **General Cache Concepts: Miss**





Data in block b is needed

Block b is not in cache:

Miss!

Block b is fetched from memory

Block b is stored in cache

 Placement policy: determines where b goes

 Replacement policy: determines which block gets evicted (victim)

CS105

# **General Caching Concepts: Types of Cache Misses**



## Cold (compulsory) miss

■ Cold misses occur because the cache is empty.

### Conflict miss

- Most caches limit blocks at level k+1 to a small subset (sometimes a singleton) of the block positions at level k
  - E.g. Block i at level k+1 must go in block (i mod 4) at level k
- Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block
  - E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time

## Capacity miss

Occurs when set of active cache blocks (working set) is larger than the cache

- 14 - CS105


# General Cache Organization (S, E, B) Not always power of 2! E lines per set Set # = hash code Tag = hash key Cache size: C = 5 x E x B data bytes Valid bit B = 2<sup>b</sup> bytes per cache block (the data) CS105

# E = 2º lines per set Locate set Check figny line in set has matching tag Yes + line valid: hit Locate data starting at offset Address of word: t bits | s bits | b bits | tag | set | block | index | offset valid bit B = 2º bytes per cache block (the data) CS105

# **Example: Direct Mapped Cache (E = 1)**



Direct mapped: One line per set Assume cache block size 8 bytes




-17- CS105

# **Example: Direct Mapped Cache (E = 1)**



Direct mapped: One line per set Assume cache block size 8 bytes




-18- CS105

# **Example: Direct Mapped Cache (E = 1)**



Direct mapped: One line per set Assume cache block size 8 bytes



If tag doesn't match: old line is evicted and replaced

-19-

# **Direct-Mapped Cache Simulation**



t=1	s=2	b=1
х	xx	х

- 20 -

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

## Address trace (reads, one byte per read):


0	[0 <u>00</u> 0 <sub>2</sub> ],	miss
1	[0001,],	hit
7	[0 <u>11</u> 1 <sub>2</sub> ],	miss
8	[1000,],	miss
0	[00002]	miss

	V	Tag	Block
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3	1	0	M[6-7]

CS105

# E-way Set-Associative Cache (Here: E = 2)






-21 - CS105

# E-way Set-Associative Cache (Here: E = 2)






- 22 -CS105

# E = 2: Two lines per set

E-way Set-Associative Cache (Here: E = 2)





### No match:

- 23 -

- · One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...

CS105

# 2-Way Set-Associative Cache Simulation



CS105

t=2	s=1	b=1
XX	х	х

M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

## Address trace (reads, one byte per read):

0	[00 <u>0</u> 0 <sub>2</sub> ],	miss
1	[00012],	hit
7	[0111,],	miss
8	[1000,],	miss
0	[0000,]	hit

	v	Tag	Block
Set 0	1	00	M[0-1]
	1	10	M[8-9]
Set 1	1	01	M[6-7]

■ Write-through + No-write-allocate

■ Write-back + Write-allocate

- 25 -

Typical

# **What About Writes?**

Multiple copies of data exist:

■ L1, L2, L3, Main Memory, Disk

What to do on a write hit?

- Write-through (write immediately to memory)
- Write-back (defer write to memory until replacement of line)
  - Need a "dirty" bit (line different from memory or not)

What to do on a write miss?

- Write-allocate (load into cache, update line in cache)
- . Good if more writes to the location follow
- No-write-allocate (writes straight to memory, does not load into cache)

CS105


- 24 -

# **Intel Core i7 Cache Hierarchy**



## Processor package

- 26 -



# **Cache Performance Metrics**



## Miss Rate

- Fraction of memory references not found in cache (misses / accesses) = 1 hit rate
- Typical numbers (in percentages):
  - 3-10% for L1
  - Can be quite small (e.g., < 1%) for L2, depending on size, etc.

## Hit Time

- Time to deliver a line in the cache to the processor
- Includes time to determine whether line is in the cache
- Typical numbers:
  - 4 clock cycles for L1
  - 10 clock cycles for L2

## Miss Penalty

- Additional time required because of a miss
  - Typically 50-200 cycles for main memory

-27-

# **Let's Think About Those Numbers**



CS105

## Huge difference between a hit and a miss

■ Could be 100x, if just L1 and main memory

Would you believe 99% hits is twice as good as 97%?

- Consider:
   Cache hit time of 1 cycle
   Miss penalty of 100 cycles
- Average access time:
   97% hits: 1 cycle + 0.03 \* 100 cycles = 4 cycles
   99% hits: 1 cycle + 0.01 \* 100 cycles = 2 cycles

This is why "miss rate" is used instead of "hit rate"

# **Writing Cache-Friendly Code**



## Make the common case go fast

Focus on the inner loops of the core functions

## Minimize misses in the inner loops

- Repeated references to variables are good (temporal locality)
- Stride-1 reference patterns are good (spatial locality)

Key idea: Our qualitative notion of locality is quantified by our understanding of cache memories

\_28\_ CS105 \_\_29\_ CS105

# **The Memory Mountain** 2.1 GHz 32 KB L1 d-cache 256 KB L2 cache Aggressive 8 MB L3 cache 64 B block size 14000 12000 10000 8000 6000 4000

Core i7 Haswell

# **Matrix-Multiplication Example**



## Description:

- Multiply N x N matrices
- Matrix elements are doubles (8 bytes)
- O(N³) total operations
- N reads per source element
- N values summed per destination
  - But may be able to keep in register

held in register /\* ijk \*/ for (i = 0; i < n; i++) { for  $(j = 0; j < n; j++)/{(i + i)}$ for (k = 0; k < n; k++)sum += a[i][k] \* b[k][j]; c[i][j] = sum;matmult/mm.c

- 33 -CS105

# **Miss-Rate Analysis for Matrix Multiply**




CS105

- 32 -

- Block size = 32B (big enough for four doubles)
- Matrix dimension (N) is very large
- Approximate 1/N as 0.0
- Cache is not even big enough to hold multiple rows

## Analysis Method:

■ Look at access pattern of inner loop



CS105

# **Layout of C Arrays in Memory (review)**



C arrays allocated in row-major order

■ Each row in contiguous memory locations

## Stepping through columns in one row:

```
■ for (i = 0; i < N; i++)
  sum += a[0][i];
```

- Accesses successive elements
- If block size (B) > sizeof(a;i) bytes, exploit spatial locality
  - Miss rate = sizeof(a<sub>ii</sub>) / B

## Stepping through rows in one column:


```
■ for (i = 0; i < n; i++)
  sum += a[i][0];
```


- Accesses distant elements
- No spatial locality!
  - Miss rate = 1 (i.e. 100%)

CS105

# **Matrix Multiplication (ijk)**







## Misses per inner loop iteration:


- 36 -


- 38 -

<u>A</u> <u>B</u> <u>C</u> 0.25 1.0 0.0

# **Matrix Multiplication (jik)**







## Misses per inner loop iteration:


<u>A</u> <u>B</u> <u>C</u> 0.25 1.0 0.0


-37- CS105

# **Matrix Multiplication (kij)**



CS105






## Misses per inner loop iteration:


<u>A</u> <u>B</u> <u>C</u> 0.0 0.25 0.25

CS105

# **Matrix Multiplication (ikj)**








## Misses per inner loop iteration:


<u>A</u> <u>B</u> <u>C</u> 0.0 0.25 0.25

-39 - CS105

# **Matrix Multiplication (jki)**







## Misses per inner loop iteration:


- 40 -


- 42 -

<u>A</u> <u>B</u> <u>C</u> 1.0 0.0 1.0

# **Matrix Multiplication (kji)**







## Misses per inner loop iteration:


<u>A</u> <u>B</u> <u>C</u> 1.0 0.0 1.0

-41-

# **Summary of Matrix Multiplication**



CS105



## ijk (& jik):

- 2 loads, 0 stores
- Misses/iter = 1.25

## kij (& ikj):

- 2 loads, 1 store
- Misses/iter = **0.5**

## jki (& kji):

- 2 loads, 1 store
- Misses/iter = 2.0

CS105

# **Better Matrix Multiplication**





-43- CS105

# **Cache Miss Analysis**




## Assume:

- Matrix elements are doubles
- Cache block = 8 doubles
- Cache size C << n (much smaller than n)

## First iteration:

■ n/8 + n = 9n/8 misses



Afterwards in cache: (schematic)

- 44 -

- 46 -

# 8 wide

# **Cache Miss Analysis**



## Assume:

- Matrix elements are doubles
- Cache block = 8 doubles
- Cache size C << n (much smaller than n)

## Second iteration:

■ Again: n/8 + n = 9n/8 misses



## Total misses:


■ 9n/8 \* n<sup>2</sup> = (9/8) \* n<sup>3</sup>

- 45 -

# **Blocked Matrix Multiplication**



CS105



Block size B x B

# **Cache Miss Analysis**

# HWC C2


CS105

## Assume:

- Cache block = 8 doubles
- Cache size C << n (much smaller than n)
- Three blocks fit into cache: 3B<sup>2</sup> < C

## First (block) iteration:

- B<sup>2</sup>/8 misses for each block
- 2n/B \* B<sup>2</sup>/8 = nB/4 (omitting matrix c)



Afterwards in cache (schematic)

- 47 -

# **Cache Miss Analysis**




n/B blocks

## Assume:

- Cache block = 8 doubles
- Cache size C << n (much smaller than n)
- Three blocks fit into cache: 3B<sup>2</sup> < C

## Second (block) iteration:

- Same as first iteration
- 2n/B \* B<sup>2</sup>/8 = nB/4



## Total misses:

 $\blacksquare$  nB/4 \* (n/B)<sup>2</sup> = n<sup>3</sup>/(4B)

-48-

# **Cache Summary**



Cache memories can have significant performance impact

You can write your programs to exploit this!

- Focus on the inner loops, where bulk of computations and memory accesses occur.
- Try to maximize spatial locality by reading data objects with sequentially with stride
   1.
- Try to maximize temporal locality by using a data object as often as possible once it's read from memory.

Blocking Summary
No blocking: (9/8) \* n<sup>3</sup>

Blocking: 1/(4B) \* n<sup>3</sup>

(plus n<sup>2</sup>/8 misses for C)

Suggest largest possible block size B, but limit 3B<sup>2</sup> < C!

## Reason for dramatic difference:

- Matrix multiplication has inherent temporal locality:
  - Input data: 3n<sup>2</sup>, computation 2n<sup>3</sup>
  - Every array element used O(n) times!
- But program has to be written properly

- 49 - CS105

-50 - CS105

