# CS 105 Tour of the Black Holes of Computing

### **Cache Memories**

#### **Topics**

- Generic cache-memory organization
- Direct-mapped caches
- Set-associative caches
- Impact of caches on performance

### Locality



Principle of Locality: Programs tend to use data and instructions with addresses equal or near to those they have used recently

### **Temporal locality:**

 Recently referenced items are likely to be referenced again in the near future



### **Spatial locality:**

 Items with nearby addresses tend to be referenced close together in time




-2-

### **Locality Example**



CS105



#### **Data references**

 Reference array elements in succession (stride-1 reference pattern).

**Spatial locality** 

■ Reference variable sum each iteration. Temporal locality

#### Instruction references

■ Reference instructions in sequence.

Spatial locality

Cycle through loop repeatedly.

Temporal locality

### **Layout of C Arrays in Memory (review)**



C arrays allocated in row-major order

■ Each row in contiguous memory locations

### Stepping through columns in one row:

- for (i = 0; i < N; i++)
  sum += a[0][i];
- Accesses successive elements
- If block size (B) > sizeof(a<sub>ij</sub>) bytes, exploit spatial locality
  - Miss rate = sizeof(a<sub>ii</sub>) / B

#### Stepping through rows in one column:

- for (i = 0; i < n; i++)
  sum += a[i][0];
- Accesses distant elements
- No spatial locality!
  - Miss rate = 1 (i.e. 100%)

-4-

### **Qualitative Estimates of Locality**



Claim: Being able to look at code and get a qualitative sense of its locality is a key skill for a professional programmer.

Question: Does this function have good locality with respect to array a?

```
int sum_array_rows(int a[M][N])
{
   int i, j, sum = 0;
   for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];
   return sum;
}</pre>
```

-5- CS105

### **Locality Example**



Question: Does this function have good locality with respect to array a?

```
int sum_array_cols(int a[M][N])
{
    int i, j, sum = 0;
    for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];
    return sum;
}</pre>
```

-6-

### **Cache Memories**




CS105

Cache memories are small, fast SRAM-based memories managed automatically in hardware

Hold frequently accessed blocks of main memory

CPU looks first for data in cache, then in main memory

Typical system structure:



**Typical Speeds** 



Registers: 1 clock (= 400 ps on 2.5 GHz processor) to get 8 bytes

Level-1 (L1) cache: 3-5 clocks for 32-64 bytes

L2 cache: 10-20 clocks, 32-64 bytes

L3 cache: 20-100 clocks (multiple cores make things slower), 32-64 bytes

DRAM: 100-300 clocks, 32-64 bytes

SSD: 75,000 clocks and up (high variance), 4096 bytes Hard drive: 5,000,000–25,000,000 clocks, 4096 bytes


Ouch!

-12-

- 11 -

### **General Cache Concepts**






- 13 -CS105

### **General Cache Concepts: Hit**






- 14 -CS105

### **General Cache Concepts: Miss**

- 15 -



CS105



Data in block b is needed

Block b is not in cache:

Block b is fetched from

Block b is stored in cache

- Replacement policy:
- determines which block gets evicted (victim)

### **General Caching Concepts: Types of Cache Misses**



#### Cold (compulsory) miss


Cold misses occur because the cache is empty.


#### **Conflict miss**

- Most caches limit blocks at level k+1 to a small subset (sometimes a singleton) of the block positions at level k
- E.g. Block i at level k+1 must go in block (i mod 4) at level k
- Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block
  - E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time

Occurs when set of active cache blocks (working set) is larger than the cache

- 16 -CS105






### **Example: Direct Mapped Cache (E = 1)**



CS105

Direct mapped: One line per set Assume cache block size 8 bytes


- 19 -



**Example: Direct Mapped Cache (E = 1)** 




Direct mapped: One line per set Assume cache block size 8 bytes



-20 - CS105

### **Example: Direct Mapped Cache (E = 1)**






If tag doesn't match: old line is evicted and replaced

- 23 -

- 21 -

### **Direct-Mapped Cache Simulation**






CS105

### E-way Set-Associative Cache (Here: E = 2)




CS105

CS105



### E-way Set-Associative Cache (Here: E = 2)






- 24 -CS105

### E-way Set-Associative Cache (Here: E = 2)





Replacement policies: random, least recently used (LRU), ...

CS105

### 2-Way Set-Associative Cache Simulation





- 26 -

M=16 byte addresses, B=2 bytes/block, S=2 sets. E=2 blocks/set

Address trace (reads, one byte per read):

0	[0000,],	miss
1	[0001,],	hit
7	[0111,],	miss
8	[1000,],	miss
0	[0000]	hit

	v	Tag	Block	
Set 0	1	00	M[0-1]	
	1	10	M[8-9]	
Set 1	1	01	M[6-7]	
	0			

### **What About Writes?**



#### Multiple copies of data exist:

■ L1, L2, L3, Main Memory, Disk

#### What to do on a write hit?

- Write-through (write immediately to memory)
- Write-back (defer write to memory until replacement of line) →
  - Need a "dirty" bit (line different from memory or not)

#### What to do on a write miss?

- Write-allocate (load into cache, update line in cache) \*

  - . Good if more writes to the location follow
- No-write-allocate (writes straight to memory, does not load into cache)

#### **Typical**

- 27 -


- 25 -

- Write-through + No-write-allocate
- Write-back + Write-allocate

CS105

### **Intel Core i7 Cache Hierarchy**





CS105

### **Cache Performance Metrics**



#### Miss Rate

- Fraction of memory references not found in cache (misses / accesses) = 1 hit rate
- Typical numbers (in percentages):
  - 3-10% for L1
  - Can be quite small (e.g., < 1%) for L2, depending on size, etc.

#### Hit Time

- Time to deliver a line in the cache to the processor
- Includes time to determine whether line is in the cache
- Typical numbers:
  - 4 clock cycles for L1
  - 10 clock cycles for L2

#### Miss Penalty

- Additional time required because of a miss
  - Typically 50-200 cycles for main memory

-29 - CS105

# MIC CE

### **Writing Cache-Friendly Code**

#### Make the common case go fast

■ Focus on the inner loops of the core functions

#### Minimize misses in the inner loops

- Repeated references to variables are good (temporal locality)
- Stride-1 reference patterns are good (spatial locality)

Key idea: Our qualitative notion of locality is quantified by our understanding of cache memories **Let's Think About Those Numbers** 



#### Huge difference between a hit and a miss

Could be 100x, e.g., for L1 vs. main memory

Would you believe 99% hits is twice as good as 97%?

- Consider:
   Cache hit time of 1 cycle
   Miss penalty of 100 cycles
- Average access time:

```
97% hits: 1 cycle + 0.03 * 100 cycles = 4 cycles
99% hits: 1 cycle + 0.01 * 100 cycles = 2 cycles
```

This is why "miss rate" is used instead of "hit rate"

-30 - CS105

### **Matrix-Multiplication Example**



#### Description:

- Multiply N x N matrices
- Matrix elements are doubles (8 bytes)
- O(N³) total operations
- N reads per source element
- N values summed per destination
  - But may be able to keep in register

```
/* ijk */
for (i = 0; i < N; i++) {
  for (j = 0; j < N; j++) {
    sum = 0.0;
    for (k = 0; k < N; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum;
  }
  matmult/mm.c
```

Variable sum

-31 - CS105 -35 - CS105

### **Miss-Rate Analysis for Matrix Multiply**



#### Assume:


- 36 -

- 38 -

- Block size = 32B (big enough for four doubles)
- Matrix dimension (N) is very large
  - Approximate 1/N as 0.0
- Cache is not even big enough to hold multiple rows


#### **Analysis Method:**


■ Look at access pattern of inner loop



### **Matrix Multiplication (ijk)**







#### Misses per inner loop iteration:


<u>A</u> <u>B</u> <u>C</u> 0.25 1.0 0.0


-37-

### **Matrix Multiplication (jik)**



CS105






### Misses per inner loop iteration:


<u>A</u> <u>B</u> <u>C</u> 0.25 1.0 0.0

CS105

### **Matrix Multiplication (kij)**







### Misses per inner loop iteration:


<u>A</u> <u>B</u> <u>C</u> 0.0 0.25 0.25

-39 - CS105

### **Matrix Multiplication (ikj)**



```
/* ikj */
for (i = 0; i < n; i++) {
  for (k = 0; k < n; k++) {
    r = a[i][k];
    for (j = 0; j < n; j++)
        c[i][j] += r * b[k][j];
  }
}
matmult/mm.c</pre>
```




### Misses per inner loop iteration:


<u>A</u> <u>B</u> <u>C</u> 0.0 0.25 0.25

**-40-**

### **Matrix Multiplication (jki)**







### Misses per inner loop iteration:


<u>A</u> <u>B</u> <u>C</u> 1.0 0.0 1.0


-41-

### Matrix Multiplication (kji)



CS105





#### Misses per inner loop iteration:

<u>A</u> <u>B</u> <u>C</u> 1.0 0.0 1.0

CS105

- 43 -

## Summary of Matrix Multiplication [for (i = 0; i < n; i++) (



```
for (j = 0; j < n; j++) {
    sum = 0.0;
    for (k = 0; k < n; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum;
    }
}

for (k = 0; k < n; k++) {
    for (i = 0; i < n; i++) {
        r = a[i][k];
        for (j = 0; j < n; j++)
              c[i][j] += r * b[k][j];
    }
}

for (j = 0; j < n; j++) {
    for (k = 0; k < n; k++) {
        r = b[k][j];
        for (i = 0; i < n; i++) {
        r = b[k][j];
        for (i = 0; i < n; i++)
        c[i][j] += a[i][k] * r;
    }
}</pre>
```

### ijk (& jik):

- 2 loads, 0 stores
- Misses/iter = 1.25

### kij (& ikj):

- 2 loads, 1 store
- Misses/iter = 0.5

#### jki (& kji):

- 2 loads, 1 store
- Misses/iter = 2.0

CS105

- 42 -

### **Cache Miss Analysis**



### Assume:

- Matrix elements are doubles
- Cache block = 8 doubles
- Cache size C << n (much smaller than n)

#### First iteration:

■ n/8 + n = 9n/8 misses



Afterwards in cache: (schematic)

- 45 -

- 47 -

### CS105

### **Cache Miss Analysis**



#### Assume:

- Matrix elements are doubles
- Cache block = 8 doubles
- Cache size C << n (much smaller than n)

#### Second iteration:

■ Again: n/8 + n = 9n/8 misses



#### Total misses:


■ 9n/8 \* n<sup>2</sup> = (9/8) \* n<sup>3</sup>

- 46 -

### **Blocked Matrix Multiplication**



CS105



Block size B x B

### **Cache Miss Analysis**

# HWC C2


CS105

#### Assume:

- Cache block = 8 doubles
- Cache size C << n (much smaller than n)
- Three blocks fit into cache: 3B<sup>2</sup> < C

### First (block) iteration:

- B<sup>2</sup>/8 misses for each block
- 2n/B \* B²/8 = nB/4 (omitting matrix c)



Afterwards in cache (schematic)

- 48 -

### **Cache Miss Analysis**




n/B blocks

### Assume:

- Cache block = 8 doubles
- Cache size C << n (much smaller than n)
- Three blocks fit into cache: 3B<sup>2</sup> < C

#### Second (block) iteration:

- Same as first iteration
- 2n/B \* B<sup>2</sup>/8 = nB/4



#### Total misses:

- $\blacksquare$  nB/4 \* (n/B)<sup>2</sup> = n<sup>3</sup>/(4B)
- Compare (9/8)n³ for naïve implementation

- 49 - CS105

### **Cache Summary**

- 51 -



Cache memories can have significant performance impact

#### You can write your programs to exploit this!

- Focus on the inner loops, where bulk of computations and memory accesses occur.
- Try to maximize spatial locality by reading data objects with sequentially with stride
   1.
- Try to maximize temporal locality by using a data object as often as possible once it's read from memory.

CS105

### **Blocking Summary**



No blocking: (9/8) \* n<sup>3</sup> Blocking: 1/(4B) \* n<sup>3</sup> (plus n<sup>2</sup>/8 misses for C)

Suggest largest possible block size B, but limit 3B<sup>2</sup> < C!

#### Reason for dramatic difference:

- Matrix multiplication has inherent temporal locality:
  - Input data: 3n<sup>2</sup>, computation 2n<sup>3</sup>
  - Every array element used O(n) times!
- But program has to be written properly

-50-