CS 105 Tour of the Black Holes of Computing Cache Memories

Topics

- Generic cache-memory organization
- Direct-mapped caches
- Set-associative caches
- Impact of caches on performance

Locality



Principle of Locality: Programs tend to use data and instructions with addresses equal or near to those they have used recently

Temporal locality:

Recently referenced items are likely to be referenced again in the near future



Spatial locality:

Items with nearby addresses tend to be referenced close together in time



-2-

Locality Example



sum = 0;
for (i = 0; i < n; i++)
 sum += a[i];
return sum;</pre>

Data references

 Reference array elements in succession (stride-1 reference pattern).

Spatial locality

■ Reference variable sum each iteration.

Temporal locality

Instruction references

■ Reference instructions in sequence.

Spatial locality

■ Cycle through loop repeatedly.

Temporal locality

Layout of C Arrays in Memory (review)



C arrays allocated in row-major order

■ Each row in contiguous memory locations

Stepping through columns in one row:

■ Accesses successive elements

Stepping through rows in one column:

- Accesses distant elements
- No spatial locality!

-3- CS105 -4- CS105

Qualitative Estimates of Locality



Claim: Being able to look at code and get a qualitative sense of its locality is a key skill for a professional programmer.

Question: Does this function have good locality with respect to array a?

```
int sum_array_rows(int a[M][N])
{
    int i, j, sum = 0;
    for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];
    return sum;
}</pre>
```

-5- CS105

Cache Memories



CS105


Cache memories are small, fast SRAM-based memories managed automatically in hardware

■ Hold frequently accessed blocks of main memory

CPU looks first for data in cache, then in main memory

Typical system structure:

- 11 -



Locality Example



Question: Does this function have good locality with respect to array a?

```
int sum_array_cols(int a[M][N])
{
    int i, j, sum = 0;

    for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
        sum += a[i][j];
    return sum;
}</pre>
```

-6-

Typical Speeds



Registers: 1 clock (= 400 ps on 2.5 GHz processor) to get 8 bytes

Level-1 (L1) cache: 3–5 clocks for 8 bytes L2 cache: 10–20 clocks, 32–64 bytes

L3 cache: 20-100 clocks (multiple cores make things slower), 32-64 bytes

DRAM: 100-300 clocks, 32-64 bytes


SSD: 75,000 clocks and up (high variance), 4096 bytes Hard drive: 5,000,000–25,000,000 clocks, 4096 bytes

■ Ouch!

-12- CS105

General Cache Concepts






- 13 -CS105

General Cache Concepts: Hit






- 14 -CS105

General Cache Concepts: Miss

- 15 -



CS105



Data in block b is needed

Block b is not in cache:

Miss!

Block b is fetched from memory

Block b is stored in cache

- Placement policy:
- determines where b goes
- Replacement policy: determines which block gets evicted (victim)

General Caching Concepts: Types of Cache Misses



Cold (compulsory) miss

Cold misses occur because the cache is empty.

Conflict miss


- Most caches limit blocks at level k+1 to a small subset (sometimes a singleton) of the block positions at level k
 - E.g. Block i at level k+1 must go in block (i mod 4) at level k
- Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block
 - E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time

Capacity miss

Occurs when set of active cache blocks (working set) is larger than the cache

- 16 -CS105

General Cache Organization (S, E, B) Not always power of 2! E lines per set Set # = hash code Tag = hash key valid bit B = 2º bytes per cache block (the data) CS105




Example: Direct Mapped Cache (E = 1)



Direct mapped: One line per set Assume cache block size 8 bytes


- 19 -



Example: Direct Mapped Cache (E = 1)



Direct mapped: One line per set Assume cache block size 8 bytes




CS105 -20 - CS105

Example: Direct Mapped Cache (E = 1)



Direct mapped: One line per set Assume cache block size 8 bytes



If tag doesn't match: old line is evicted and replaced

-21 - CS105

Direct-Mapped Cache Simulation



t=1 s=2 b=1 x xx x

- 22 -

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 ₂],	miss
1	[0001,],	hit
7	[0111,],	miss
8	[1000 ₂],	miss
0	[0000,]	miss

V	Tag	Block
1	0	M[0-1]
1	0	M[6-7]
	v 1	1 0


CS105

E-way Set-Associative Cache (Here: E = 2)

- 23 -




CS105



E-way Set-Associative Cache (Here: E = 2)






-24- CS105

E-way Set-Associative Cache (Here: E = 2)





No match:

- 25 -

- · One line in set is selected for eviction and replacement
- · Replacement policies: random, least recently used (LRU), ...

CS105

2-Way Set-Associative Cache Simulation




t=2 s=1 b=1 xx x x

M=16 byte addresses, B=2 bytes/block, S=2 sets. E=2 blocks/set

Address trace (reads, one byte per read):

0	[0000,],	miss
1	[00012],	hit
7	[01 <u>1</u> 1 ₂],	miss
8	[1000,],	miss
0	[0000]	hit



CS105

What About Writes?



Multiple copies of data exist:

■ L1, L2, L3, Main Memory, Disk

What to do on a write hit?

- Write-through (write immediately to memory)
- Write-back (defer write to memory until replacement of line)
 - Need a "dirty" bit (line different from memory or not)

What to do on a write miss?

- Write-allocate (load into cache, update line in cache)
 - . Good if more writes to the location follow
- No-write-allocate (writes straight to memory, does not load into cache)

Typical

- Write-through + No-write-allocate
- Write-back + Write-allocate


- 27 -CS105

Intel Core i7 Cache Hierarchy





- 26 -



CS105

Cache Performance Metrics



Miss Rate

- Fraction of memory references not found in cache (misses / accesses) = 1 hit rate
- Typical numbers (in percentages):
 - 3-10% for L1
 - Can be quite small (e.g., < 1%) for L2, depending on size, etc.

Hit Time

- Time to deliver a line in the cache to the processor
- Includes time to determine whether line is in the cache
- **■** Typical numbers:
 - 3-4 clock cycles for L1
 - ~10 clock cycles for L2

Miss Penalty

- Additional time required because of a miss
 - Typically 50-200 cycles for main memory

-29 - CS105

Muc ce

Writing Cache-Friendly Code

Make the common case go fast

■ Focus on the inner loops of the core functions

Minimize misses in the inner loops

- Repeated references to variables are good (temporal locality)
- Stride-1 reference patterns are good (spatial locality)

Key idea: Our qualitative notion of locality is quantified by our understanding of cache memories **Let's Think About Those Numbers**



Huge difference between a hit and a miss

Could be 100x, e.g., for L1 vs. main memory

Would you believe 99% hits is twice as good as 97%?

- Consider:
 Cache hit time of 1 cycle
 Miss penalty of 100 cycles
- Average access time:

97% hits: 1 cycle + 0.03 * 100 cycles = 4 cycles 99% hits: 1 cycle + 0.01 * 100 cycles = 2 cycles

This is why "miss rate" is used instead of "hit rate"

-30 -

Matrix-Multiplication Example



Description:

- Multiply N x N matrices
- Matrix elements are doubles (8 bytes)
- O(N³) total operations
- N reads per source element
- N values summed per destination
 - But may be able to keep in register

Variable sum

-31 - CS105

- 35 - CS105

Miss-Rate Analysis for Matrix Multiply




Assume:

- Block size = 32B (big enough for four doubles)
- Matrix dimension (N) is very large
 - Approximate 1/N as 0.0
- Cache is not even big enough to hold multiple rows

Analysis Method:

■ Look at access pattern of inner loop




- 36 -

Matrix Multiplication (ijk)



```
/* ijk */
for (i = 0; i < n; i++) {
  for (j = 0; j < n; j++) {
    sum = 0.0;
    for (k = 0; k < n; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum;
  }
}
matmult/mm.c
```



Misses per inner loop iteration:


<u>A</u> <u>B</u> <u>C</u> 0.25 1.0 0.0


-37-

Matrix Multiplication (jik)



CS105





Misses per inner loop iteration:


- 38 -


<u>A</u> <u>B</u> <u>C</u> 0.25 1.0 0.0

CS105

Matrix Multiplication (kij)








Misses per inner loop iteration:


<u>A</u> <u>B</u> <u>C</u> 0.0 0.25 0.25

-39 - CS105

Matrix Multiplication (ikj)








Misses per inner loop iteration:


<u>A</u> <u>B</u> <u>C</u> 0.0 0.25 0.25

-40-

Matrix Multiplication (jki)







Misses per inner loop iteration:


<u>A</u> <u>B</u> <u>C</u> 1.0 0.0 1.0


-41 - CS105

Matrix Multiplication (kji)



CS105





Misses per inner loop iteration:

- 42 -

<u>A</u> <u>B</u> <u>C</u> 1.0 0.0 1.0

CS105

Summary of Matrix Multiplication



CS105

```
for (i = 0; i < n; i++) {
  for (j = 0; j < n; j++) {
                                        ijk (& jik):
   sum = 0.0;
   for (k = 0; k < n; k++)
                                         • 2 loads, 0 stores
     sum += a[i][k] * b[k][j];
   c[i][j] = sum;
                                         • Misses/iter = 1.25
for (k = 0; k < n; k++) {
                                        kij (& ikj):
 for (i = 0; i < n; i++) {
  r = a[i][k];
                                         • 2 loads, 1 store
  for (j = 0; j < n; j++)
   c[i][j] += r * b[k][j];
                                         • Misses/iter = 0.5
for (j = 0; j < n; j++) {
                                        jki (& kji):
 for (k = 0; k < n; k++) {
   r = b[k][j];
                                         • 2 loads, 1 store
   for (i = 0; i < n; i++)
    c[i][j] += a[i][k] * r;
                                         • Misses/iter = 2.0
```

– 43 –

Cache Miss Analysis




Assume:

- Matrix elements are doubles
- Cache block = 8 doubles
- Cache size C << n (much smaller than n)

First iteration:


■ n/8 + n = 9n/8 misses



Afterwards in cache: (schematic)

- 45 -

– 47 –



Cache Miss Analysis

Assume:

- Matrix elements are doubles
- Cache block = 8 doubles
- Cache size C << n (much smaller than n)

Second iteration:

■ Again: n/8 + n = 9n/8 misses



Total misses:

■ 9n/8 * n² = (9/8) * n³


CS105 - 46 -

Blocked Matrix Multiplication



CS105

CS105



Block size B x B


Cache Miss Analysis

Assume:

- Cache block = 8 doubles
- Cache size C << n (much smaller than n)
- Three blocks I fit into cache: 3B² < C

First (block) iteration:

- B²/8 misses for each block
- 2n/B * B²/8 = nB/4 (omitting matrix c)



■ Afterwards in cache (schematic)

- 48 -

Cache Miss Analysis




n/B blocks

Assume:

- Cache block = 8 doubles
- Cache size C << n (much smaller than n)
- Three blocks I fit into cache: 3B² < C

Second (block) iteration:

- Same as first iteration
- 2n/B * B²/8 = nB/4



Total misses:

- \blacksquare nB/4 * (n/B)² = n³/(4B)
- Compare (9/8)n³ for naïve implementation

-49 - CS105

Cache Summary



Cache memories can have significant performance impact

You can write your programs to exploit this!

- Focus on the inner loops, where bulk of computations and memory accesses occur.
- Try to maximize spatial locality by reading data objects with sequentially with stride 1.
- Try to maximize temporal locality by using a data object as often as possible once it's read from memory.

-51 - CS105

Blocking Summary



No blocking: (9/8) * n³ Blocking: 1/(4B) * n³ (plus n²/8 misses for C)

Suggest largest possible block size B, but limit 3B² < C!

Reason for dramatic difference:

- Matrix multiplication has inherent temporal locality:
 - Input data: 3n², computation 2n³
 - Every array element used O(n) times!
- But program has to be written properly

-50-